Job description
• Create testbenches in SystemVerilog with UVM
• Utilize advanced verification techniques
• Write tools and scripts to enhance the verification process
Qualifications and requirements:
• 6+ years industry experience required.
• BS, MS in computer science or engineering
• Experience with C/C++
• Experience with SystemVerilog and UVM
• Experience with advanced verification techniques like constrained random generation, functional coverage, assertions, and formal verifiers.
• Understanding of overall ASIC/SOC architecture is plus.
• Good software skills
• Good problem solving and debugging skills.
...Chief of Staff San Francisco Bay University Category: Staff Type: Full Time Min. Experience: Executive Salary: $190,000 - $210,000 About SFBU San Francisco Bay University (SFBU), a nonprofit, WASC-accredited university situated in the heart...
We are looking for an insurance sales agent with amazing customer service skills to join our fast-growing insurance agency and help our... ...insurance industry. The Assurance Group has representatives nationwide and in more than 20 regional offices. We proudly promote a creative...
...GLOBAL PACIFIC SUPPORT is looking for an experienced and dedicated Go High Level CRM Onboarding Specialist to join our team. In this... ...plus. Self-motivated and able to work independently in a remote environment. Bachelors degree in Business, Marketing, or...
...equipment including but not limited to Loaders, Back Hoes, Track Hoes, Haul Trucks, Etc. Key Responsibilities (Essential Duties and... ...desired grade lines and cross-sections. Efficiently operate heavy equipment including Haul Tuck, Water Truck, Dump Truck, Dredge,...
...Yalent is seeking a dedicated Psychiatric Nurse Practitioner (NP) to join our client, AllCare , in delivering compassionate, patient-centered mental healthcare to seniors. In this pivotal role, youll provide evidence-based psychiatric care through AllCares tech-...